The effect of surface-roughness scattering on electron transport properties in extremely thin double gate silicon-on-insulator inversion layers has been analyzed. It is shown that if the silicon layer is thin enough the presence of two Si-SiO 2 interfaces plays a key role, even for a very low transverse effective field, where surface-roughness scattering is already noticeable, contrary to what happens in bulk silicon inversion layers. We have studied the electron transport properties in these devices, solving the Boltzmann transport equation by the Monte Carlo method, and analyzed the influence of the surface-roughness parameters and of the silicon layer thickness. For low transverse effective fields, SR decreases as the silicon layer decreases. However, at higher transverse effective fields, there is a different behavior pattern of SR with T w since it begins to increase as T w decreases until a maximum is reached; for lower silicon layer thicknesses, surface-roughness mobility abruptly falls. Finally we have compared the behavior of SR versus T w for double gate silicon-on-insulator and single gate silicon-on-insulator inversion layers.
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I. INTRODUCTION
In a recent article, 1 we studied the effect of surfaceroughness scattering on electron transport properties in extremely thin single gate silicon-on-insulator ͑SGSOI͒ inversion layers. The main conclusion of that article was that if the silicon layer is thin enough ͑thinner than 15 nm͒ the presence of a second Si-SiO 2 interface ͑the buried interface͒ plays a very important role. In fact, we showed that the buried interface has a double effect since, on one hand, it modifies the surface-roughness scattering rate due to the gate interface, and on the other, itself provides a non-negligible scattering rate. Thus we demonstrated that it is absolutely necessary to take into account the presence of the second Si-SiO 2 interface when studying the electron transport properties in very thin SOI devices.
In order to reach such conclusions we had to modify the usual surface-roughness scattering model used for bulk silicon-inversion layers. In the article referenced above, we showed that if the silicon layer is very thin, the usual surfaceroughness scattering model used to simulate bulk silicon inversion layers fails. In particular, it was observed that the bulk model overestimates the effect of surface-roughness scattering due to the gate interface as a consequence of the minimal thickness of the silicon layer. Therefore it was necessary to modify such a model in order to correctly simulate the effect of surface-roughness scattering in very thin SOI inversion layers.
The conclusions and results obtained in our previous work were for SGSOI devices, that is to say, we only had one electric-control terminal. However, as is widely known, there is also a great interest in double gate SOI ͑DGSOI͒ devices. In fact, double gate metal-oxide-semiconductor field-effect transistors ͑DGMOSFETs͒ are currently considered a serious alternative to standard-bulk MOSFETs to increase the integration capacity of the present silicon technology in the near future. A dual gate silicon-on-insulator ͑DGSOI͒ structure consists, basically, of a silicon slab sandwiched between two oxide layers. A metal or polysilicon film is deposited on each oxide. Each one of these films then acts as a gate electrode ͑front and back gate͒, which can generate an inversion region near both Si-SiO 2 interfaces, if the appropriate bias is applied. Thus we would have two MOSFETs sharing the substrate, source, and drain. The main feature of these structures arises from the concept of volume inversion, introduced by Balestra et al. 2 some time ago: If the Si film is thicker than the sum of the depletion regions induced by the two gates, no interaction is produced between the two inversion layers, and the operation of this device is similar to the operation of two conventional MOSFETs connected in parallel. However, if the Si thickness is reduced, the whole silicon film is depleted and an important interaction takes place between the two potential wells. In such conditions the inversion layer is formed not only at the top and bottom of the silicon slab ͑i.e., near the two siliconoxide interfaces͒, but throughout the entire silicon film thickness. The device is then said to operate in volume inversion, i.e., the carriers are no longer confined to one interface, but are distributed throughout the entire silicon volume. Several authors have claimed that volume inversion presents a significant number of advantages, such as: ͑i͒ an enhancement of the number of minority carriers; ͑ii͒ an increase in carrier mobility and velocity due to reduced influence of the scattering associated with oxide and interface charges and surface roughness; ͑iii͒ as a consequence of the latter, an increase in drain current and transconductance; ͑iv͒ a decrease in lowfrequency noise, and ͑v͒ a great reduction in hot carrier effects. 2 In addition, like other dual gated devices, DGMOSFETs are claimed to be more immune to short channel effects ͑SCE͒ than bulk silicon MOSFETs and even than single gate fully depleted SOI MOSFETs. This is due to the fact that the two gate electrodes jointly control the carriers, thus screening the drain field away from the channel. 3 This characteristic would permit a much greater scaling down of these devices than ever imagined in conventional MOSFETs. Thus the increased interest in double gated devices is fully justified.
As has already been shown by different authors, and pointed out in the above paragraphs, the presence of a second gate modifies the potential well and therefore the electron distribution if the thin silicon layer is thin enough ͑for a discussion on the role of the inversion layer centroid in both structures, see Ref. 4͒. To illustrate this, Fig. 1 compares the potential wells and the electron distributions for 5-nm silicon-thick SGSOI and DGSOI inversion layers, respectively. In this article, we assume that the same voltage is applied to both gate terminals in the DGSOI device ͑sym-metric operation͒ and that the inversion charge concentration is the same in both cases (N inv ϭ8ϫ10 12 cm Ϫ2 ). To evaluate the inversion charge concentration in the double gate device ͑symmetric case͒ we have considered:
where n(z) is the electron distribution, T w the silicon thickness and x 0 Ϫ the position inside the oxide where the electron concentration vanishes. However, for single gate devices, where only one gate terminal is presented, the whole silicon layer is considered, i.e.,
The different electron distributions observed for the two structures might suggest that surface-roughness scattering has a different effect on the transport properties of electrons in each structure. The first difference noted is that the role of both interfaces is fully symmetric in DGSOI devices, while in SGSOI ones the role of the interfaces is quite different, as shown in Ref. 1 .
To understand the role of surface-roughness scattering in DGSOI inversion layers, the following two questions should be answered: ͑i͒ Could the surface-roughness model developed for very thin SGSOI inversion layers be applied to DGSOI ones and ͑ii͒ how does silicon layer thickness affect electron transport properties in very thin DGSOI inversion layers?
In this article we have attempt to provide an answer to these questions. In Sec. II we test the validity of the improved surface-roughness scattering model for DGSOI inversion layers. Then, in Sec. III, a Monte Carlo simulator ͑de-veloped elsewhere͒ is used to calculate electron mobility curves. The effect of each interface on electron mobility is comprehensively analyzed. We have also attempted to quantify the influence of the silicon layer thickness and the height of the surface roughness on electron mobility. In this section we compare the effect of surface-roughness scattering on electron mobility in DGSOI inversion layers and SGSOI ones. Finally, the main results and conclusions of our work are summarized in Sec. IV.
It would have been interesting to compare the simulation results with experimental data. However, the lack of adequate samples and mobility data ͑conveniently characterized͒ in the literature has prevented us from doing that. In any case, the absence of such a comparison in no way modifies the nature and conclusions of our theoretical study.
II. SURFACE-ROUGHNESS SCATTERING MODEL
Following previous works [5] [6] [7] and our own, earlier article, 1 we have considered that the interface between the silicon and the oxide is an abrupt boundary which randomly varies according to a function ⌬ of the coordinate parallel to the interface, r, ⌬(r). In such conditions, the surfaceroughness perturbation Hamiltonian, H SR (z,r), is given by
where V(z) is the nonperturbed surface potential and z the coordinate perpendicular to the interface. As in the case of SGSOI samples, we have two Si-SiO 2 interfaces to deal with. As in the previous work, we again assume that the two interfaces are completely uncorrelated and that the superposition principle is valid, that is to say, we consider the surface-roughness scattering by the two interfaces as two different scattering mechanisms.
First, we analyze the effect of one of the interfaces, for example, the one located at zϭ0. At a given position ͑r 0 , zϭ0͒ of this interface, we assume a z displacement of the actual interface of ⌬ 1 nanometers from the ideal interface plane located at zϭ0. The insert of Fig. 2 compares the actual potential at r 0 ͑dashed line͒ with the potential we should have obtained for an ideal interface ͑solid line͒. The structure considered consists of a T w ϭ5-nm-thick silicon layer sandwiched between two 5-nm-thick oxide layers. The same voltage has been applied to both gates and a doping concentration of N A ϭ10 15 cm Ϫ3 has been assumed. Figure 2 shows the perturbation Hamiltonian ͓expression ͑3͔͒ for a z displacement of ⌬(r 0 )ϭ0.25 nm. We have also assumed that the oxide thickness is not modified by the interface roughness.
Let ⌬ m be the rms value of ⌬(r), where for a given point r at the interface, the z displacement of the interface from an ideal plane is ⌬(r). To evaluate the perturbation Hamiltonian ͓Eq. ͑3͔͒, from our previous work, we assume that
Therefore the perturbation Hamiltonian due to surfaceroughness scattering is now
where Figure 2 compares the perturbation Hamiltonian given by expression ͑5͒ ͑bold circles͒ with the exact perturbation Hamiltonian ͓expression ͑3͔͒ for a given point at the interface r 0 ͑bold squares͒, where ⌬(r 0 )ϭ0.25 nm. ⌬ m is considered to be 0.5 nm. The coincidence of the two curves proves that this model also accurately reproduces the perturbation Hamiltonian in the DGSOI case.
Using this approximation for the perturbation Hamiltonian, the matrix element for surface-roughness scattering in the Born approximation is finally given as
͑7͒
where kЈ is the electron wave vector before the scattering, k the electron wave vector after the scattering, qϭkϪkЈ, e is the electron charge, (z) the envelope function in the th subband, and ⌬(q) is the Fourier transform of ⌬(r). Therefore to evaluate this matrix element we have to previously evaluate ⌬V m (z) according to Eq. ͑5͒. Following the work of Goodnick et al., 6 an exponential model for ͉⌬(q)͉ 2 ,
͑8͒
has been assumed, where L is the autocovariance length of the roughness fluctuations.
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The surface-roughness scattering rate ͑including screening effect͒ for an electron with wave vector k in the subband and final state in the subband is finally given by
where ⑀(q) is given by
and
The model given by expressions ͑9͒-͑12͒ can be extended naturally in order to take into account the effect of the roughness of the second interface, that is to say; the one located at zϭT w . Following the steps given above, it is possible to evaluate the perturbation Hamiltonian arising from a displacement of this interface from an ideal plane. As expected, the perturbation Hamiltonians for the two interfaces are fully symmetric. In addition, as the electron distribution is also symmetric ͑Fig. 1͒, both interfaces provide the same matrix element, and thus the same scattering rate.
III. ELECTRON MOBILITY CALCULATION
Once we have evaluated the scattering matrix elements due to the roughness of both interfaces, we can calculate the electron mobility in these ultrathin inversion layers. To do so, we used a one-electron Monte Carlo simulator that had been developed previously. Electron quantization in the ultrathin inversion layer has been taken into account by self-consistently solving the Poisson and Schroedinger equations. Only phonon and surfaceroughness scattering have been taken into account in this work. For the phonon scattering, bulklike scattering models were taken into consideration. We considered acoustic deformation potential scattering and intervalley phonon events ͑both between equivalent and nonequivalent valleys͒. The coupling constants for the intervalley phonons and the acoustic deformation potential were the same as in bulk silicon inversion layers. 11, 12 The phonon-scattering rates for inversion layers were deduced by using Price's formulation 13 ͑a detailed description of this simulation can be found elsewhere͒. 1, 9, 10 As mentioned before, in the present work we attempt to show the effect of surface roughness scattering on electron mobility in ultrathin double gate silicon inversion layers. To do so, we calculated electron mobility curves for different silicon layer thicknesses and different surface-roughness heights at room temperature, using the Monte Carlo simulator described above. Figure 3 shows the electron mobility curves as a function of the transverse effective field, defined for symmetric DGSOI inversion layers as
where E(z) is the local transverse electric field. 14,15 The same structure as described in Sec. II has been assumed. Different values of the silicon thickness, T w , were considered. In addition, for each T w value, different sets of surfaceroughness parameters were assumed: ͑solid line͒: No surface-roughness scattering, i.e., the two interfaces were assumed ideal, and therefore the only scattering mechanism is phonon scattering; ͑solid squares͒: ⌬ 1 ϭ⌬ 2 ϭ0.25 nm, L 1 ϭL 2 ϭ1.5 nm; ͑solid circles͒: ⌬ 1 ϭ⌬ 2 ϭ0.5 nm, L 1 ϭL 2 ϭ1.5 nm. Note that the value sets chosen for surfaceroughness scattering parameters belong to the interval shown in the work of Goodnick et al. 6 as the usual values for ͑100͒ Si-SiO 2 interfaces.
The first fact that to note in Fig. 3 is that mobility curves fall significantly as a consequence of the contribution of surface roughness mobility, mainly at high transverse effective fields. In addition, the importance of the surface-roughness scattering increases as the silicon layer thickness decreases. For the thickest samples ͑T w ϭ20 and 10 nm͒ the surfaceroughness scattering only affects electron mobility at high transverse effective fields, even for the roughest sample. However, for the thinnest samples, the effect of surfaceroughness scattering is noticeable even at very low transverse effective fields. Therefore as the silicon layer decreases, the importance of the surface-roughness effect grows. This is due to the fact that for the thinner samples, the confinement of the electrons near the Si-SiO 2 interfaces is due to the thinness of the silicon layer.
Another noticeable feature that can be observed in Fig. 3 is the effect on the phonon-limited mobility ͑solid curves͒ as a consequence of the silicon layer thickness. Some details of the effect of silicon layer thickness on phonon scattering in SGSOI inversion layers have already been given in Ref. 1 and 16 and references therein. The behavior observed in the phonon-limited mobility ͑solid line͒ is a consequence of the increase in the phonon scattering rate due to the greater confinement of the electrons as the silicon film thickness shrinks, 17, 18 since the less localized the electrons are in the wave vector space, the higher the number of phonons that can assist carrier transitions. 12, 13, 19, 20 A more comprehensive study of the role of phonon-limited mobility in DSGOI inversion layers is being developed.
In a previous work, Shoji et al. 14, 15 showed an important enhancement of the phonon-limited mobility around T w ϭ3 nm. Nevertheless, as can be observed in Figs. 3 and 4 , when surface-roughness scattering is considered this mobility enhancement fully disappears.
As the scope of the present work is the study of surfaceroughness scattering, we thought it useful to isolate the contribution of this scattering mechanism. To do so, we applied the Mathiessen rule to the mobility data of Fig. 3 :
where SR is the mobility due to surface-roughness scattering alone, phonon is the mobility due to phonon scattering alone, and total is the mobility due to both surfaceroughness and phonon scattering. Although the application of Matthiessen's rule to the case of high temperatures and high inversion charge concentrations ͑the case dealt with here͒ is questionable and can lead to inaccurate quantitative results, it is interesting to analyze the mobility due to surface roughness alone, since this sheds some light on the effect of this scattering mechanism. Figure 4 shows the result of applying Matthiessen's rule to the mobility curves of Fig. 3 , from which, the following conclusions can be drawn. FIG. 3 . Electron mobility curves vs the transverse effective field for different values of silicon thickness, T w . For each T w value different sets of surface-roughness parameters were assumed: ͑solid line͒: No surfaceroughness scattering, i.e., the two interfaces were assumed ideal, and therefore the only scattering mechanism is phonon scattering; ͑solid squares͒:
͑a͒ For the same silicon layer thickness, SR decreases as the transverse effective field increases, as expected. The high transverse electric fields push the electrons towards the interfaces, where the surface-roughness perturbation Hamiltonian is bigger, as seen in Fig. 2 . This makes the surfaceroughness scattering rate increase.
͑b͒ However, the SR decrease is steeper for the thickest samples. This means that at low transverse effective fields, the thinner the silicon layer, the stronger the scattering rate and therefore the lower the electron mobility. However, at high transverse effective fields, the trend is reversed, and thicker samples have lower surface-roughness mobility.
In order to show the dependence of SR on the silicon layer thickness more clearly, Fig. 5 illustrates the evolution of surface-roughness mobility with the silicon layer thickness for different values of the transverse effective field. In this figure we see that at low transverse effective fields the surface-roughness mobility decreases as the silicon layer decreases. However, at high inversion charge concentrations, a different behavior is observed. As the silicon layer is reduced, SR increases until a maximum value in the range 10-5 nm ͑depending on the E EFF value͒ is reached. This is the region where the interaction between the two channels makes the electrons spread along the silicon layer, thus reducing the surface-roughness scattering rate. Finally, for lower T w values the surface-roughness mobility abruptly decreases, due to the high geometrical confinement of the electrons.
In the case of SGSOI inversion layers, we saw that the role played by the buried interface was quite different to the one played by the gate interface. 1 However, as stated above, the role played by both interfaces in DGSOI inversion layers is fully symmetric. To check this we simulated mobility curves, assuming that: ͑i͒ the two interfaces are ideal ͑i.e., there is not surface-roughness scattering at all͒ ͑Fig. 6, dotted line͒, ͑ii͒ one of the two interfaces is ideal ͑Fig. 6, dashed line͒, and ͑iii͒ the two interfaces are affected by surface roughness ͑Fig. 6 solid line͒. A silicon layer thickness of 3 nm was considered, with surface-roughness parameters of: ⌬ϭ0.5 nm, Lϭ1.5 nm. If we apply Matthiessen's rule to mobility curves of only one interface is considered to be rough ͑dashed line͒ is exactly twice SR when both interfaces are affected by roughness.
Finally, we also compared the surface-roughness mobility in DGSOI and SGSOI devices. The structure we have considered for the SGSOI inversion layer consists of a very low doped ͑100͒-silicon film sandwiched between two oxide layers. The gate-oxide thickness was taken as 5 nm, while the buried oxide was considered to be 80-nm thick. A silicon substrate was assumed under the buried oxide. A P ϩ POLY gate was employed. Figure 7 compares SR for both devices as a function of the silicon layer thickness for different values of the transverse effective field. In this figure, the following three regions can be observed.
͑i͒ There exists a region for large T w values, where no interaction between the two channels is produced, and the mobility curves for DGSOI and SGSOI coincide. In addition, these mobility values are very similar to the values obtained for bulk silicon inversion layers. ͑In fact the trend of these curves for larger T w values coincides with the bulk value, as shown in Fig. 7 .͒ This coincidence in mobility for DGSOI and SGSOI mobility curves for such silicon thicknesses is due to the identical electronic structures of the inversion layers for values of T w . 14, 15 ͑ii͒ In the second region ͑intermediate values of T w ͒, electron mobility of DGSOI inversion layers is greater than that corresponding to SGSOI inversion layers. This is the region where the volume inversion occurs. This region is between 3 nmϽT w Ͻ15 nm. In this region, surfaceroughness scattering is reduced as a consequence of the spread of electrons throughout the silicon volume ͑volume inversion͒. To clarify this we calculated the perturbation Hamiltonian due to a displacement of one of the interfaces of ⌬ m ϭ0.25 nm, and the scattering matrix element, ͉M (q)͉ 2 , due to this perturbation Hamiltonian. A DGSOI inversion layer with T w ϭ5 nm was considered. These results were compared to the ones obtained for the same displacement of one of the two interfaces in a SGSOI inversion layer of the same thickness ͑Fig. 8͒. It can be seen that the perturbation Hamiltonian and therefore the scattering matrix element are lower in the case of a DGSOI structure. Therefore we can conclude that in this region surface-roughness mobility is also improved as a consequence of volume inversion.
͑iii͒ Finally, for T w Ͻ3 nm, the electron mobility curves of both structures coincide again. In this region, controlled by geometric effects, mobility decreases abruptly.
IV. SUMMARY
The effect of surface-roughness scattering on electron transport properties in extremely thin double gate silicon-oninsulator inversion layers has been analyzed. It is shown that if the silicon layer is thin enough ͑thinner than 10 nm͒, the presence of two Si-SiO 2 interfaces plays a very important role, even for a very low transverse effective field, where surface-roughness scattering is already noticeable, on the contrary to what happens in bulk silicon inversion layers. We have shown that the surface-roughness scattering model developed for SGSOI devices is also applicable to DGSOI devices. Thus the proposed model allows us to evaluate the surface-roughness scattering rate due to both interfaces, which as is shown, play a symmetric role. After evaluating the scattering rates, the electron mobility was calculated by the Monte Carlo method. As our goal was to study the effect of surface roughness, only phonon and surface-roughness scattering mechanisms were taken into account in our simulation. The influence of surface-roughness parameters and of silicon layer thickness was analyzed. For low transverse ef- fective fields we found that SR decreases as the silicon layer decreases. However, at higher transverse effective fields, there is a different behavior pattern of SR with T w , since it begins to increase as T w decreases until a maximum is reached; for lower silicon layer thicknesses, surfaceroughness mobility abruptly falls. Finally we compared the behavior of SR versus T w for DGSOI and SGSOI inversion layers, revealing the existence of three regions: ͑i͒ For large T w values, mobility for DGSOI and SGSOI coincides; ͑ii͒ In the intermediate range of T w values, DGSOI Ͼ SGSOI , and finally, ͑iii͒ For very thin layers, both mobility curves coincide again.
